Differences between revisions 2 and 5 (spanning 3 versions)
|
Size: 345
Comment:
|
Size: 775
Comment: Added reference on gem5 calibration of a Cortex A53 CPU
|
| Deletions are marked like this. | Additions are marked like this. |
| Line 3: | Line 3: |
| '''Page des publications utiles pour ARCHISEC''' | |
| Line 4: | Line 5: |
| = Outils, technologies = | |
| Line 10: | Line 12: |
= Articles scientifiques = * Q. Huppert, T. Evenblij, M. Perumkunnil, F. Catthoor, L. Torres, and D. Novo. "Memory Hierarchy Calibration Based on Real Hardware In-order Cores for Accurate Simulation." In Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE) 2021. https://hal-lirmm.ccsd.cnrs.fr/lirmm-03084343/document |
Page des publications utiles pour ARCHISEC
Outils, technologies
http://gem5.org/wiki/images/0/0e/ASPLOS2017 gem5 tutorial.pdf. 2017.
http://gem5.org/Supported Architectures. 2018.
https://www.qemu.org/. 2018.
- ARM, Cortex A9 MPCore Accelerator Coherency Port. Accessed: 2017-04-12. ARM
Articles scientifiques
Q. Huppert, T. Evenblij, M. Perumkunnil, F. Catthoor, L. Torres, and D. Novo. "Memory Hierarchy Calibration Based on Real Hardware In-order Cores for Accurate Simulation." In Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE) 2021. https://hal-lirmm.ccsd.cnrs.fr/lirmm-03084343/document
Test
Page d'accueil
Gestion
Utilisateurs autorisés
Administrateurs
Tous les comptes
Outils
Page du menu