Locked History Actions

Diff for "Presentation"

Differences between revisions 3 and 4
Revision 3 as of 2020-02-11 17:58:41
Size: 697
Comment:
Revision 4 as of 2020-02-11 20:48:24
Size: 723
Comment:
Deletions are marked like this. Additions are marked like this.
Line 15: Line 15:
It generally embeds architectural tricks to increase the performance level or reduce the consumption.
For instance the use of a cache memory is almost mandatory to optimize the computation speed.
But it creates security weaknesses as the
It embeds architectural tricks to increase the performance level or reduce the consumption.
For instance, the use of a cache memory optimizes the computation speed but can be the source of attacks exploiting the time difference between the state "hit" and "miss".

Welcome to the ARCHISEC project website !

This project is coordinated by ANR

logo_anr.png

What is ARCHISEC ?

ARCHISEC stands for "micro-ARCHItectural SECurity". The "microarchitecture" is an implementation of a processor to run an Instruction Set Architecture (ISA). It embeds architectural tricks to increase the performance level or reduce the consumption. For instance, the use of a cache memory optimizes the computation speed but can be the source of attacks exploiting the time difference between the state "hit" and "miss".

Summary