Locked History Actions

Diff for "Presentation"

Differences between revisions 1 and 3 (spanning 2 versions)
⇤ ← Revision 1 as of 2020-02-11 10:39:14 →
Size: 230
Editor: danger@telecom-paristech.fr
Comment:
← Revision 3 as of 2020-02-11 17:58:41 → ⇥
Size: 697
Editor: danger@telecom-paristech.fr
Comment:
Deletions are marked like this. Additions are marked like this.
Line 4: Line 4:

This project is coordinated by [[http://www.agence-nationale-recherche.fr//|ANR]]
Line 10: Line 13:
ARCHISEC stands for . ARCHISEC stands for "micro-ARCHItectural SECurity".
The "microarchitecture" is an implementation of a processor to run an Instruction Set Architecture (ISA).
It generally embeds architectural tricks to increase the performance level or reduce the consumption.
For instance the use of a cache memory is almost mandatory to optimize the computation speed.
But it creates security weaknesses as the

Welcome to the ARCHISEC project website !

This project is coordinated by ANR

logo_anr.png

What is ARCHISEC ?

ARCHISEC stands for "micro-ARCHItectural SECurity". The "microarchitecture" is an implementation of a processor to run an Instruction Set Architecture (ISA). It generally embeds architectural tricks to increase the performance level or reduce the consumption. For instance the use of a cache memory is almost mandatory to optimize the computation speed. But it creates security weaknesses as the

Summary

last edited 2020-02-12 10:08:09 by danger@telecom-paristech.fr